## This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS


## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

FIG. I



F G. 4



413 PROCESSOR DATA BUS 4 JG MEMORY DATA BUS 419 SYSTEM DATA BUS 402 data path switch 5071 509 508 Δ ₹  $\nabla$  $\nabla$ Δ 905 505 504 SELECTOR SELECTOR SELECTOR F1G. 5 511 ENABLE 5,12 513 ATCH LATCH ATCH 502 514 15/15 501 516 DECODER






FIG. 7





FIG. 8



F16.9

.:

	L N	0	0	_	0	_	0	_			
	DT_CNT	420	000	100	010	0 11	1 00	101	0	4 ÷	٠
-	SEL_S	516	0	0	0	0	0		0		
	DIR_M DIR_S SEL_P SEL_M SEL_S	515	0	0	0	0	0	0	_		
	SEL_P	514	0	0	0	_	0	0	0		
	DIR_S	513	0	0	0	0	-	-	0		
	DIR_M	512	0	0	-	0	0	0	-		
	DIR_P	:511	0	_	0		0	0	0		
	READ / WRITE			œ	*	œ	*	Я	W		
	SLAVE	7 IN FIG.5	IDLE	MAIN MEMORY 104	MAIN MEMORY 104	SYSTEM BUS DEVICE 105	SYSTEM BUS DEVICE 105	MAIN MEMORY 104	MAIN MEMORY 104		
	MASTER	NUMBER IN		PROCESSOR 1	OCESSOR	PROCESSOR SYSTEMBUS	PROCESSOR SYSTEMBUS 101	SYSTEM BUS MAIN DEVICE 105 MEMORY 104	SYSTEM BUS MAIN DEVICE 105 MEMORY 104		

<u>Б</u>

PROCESSOR MAIN MEMORY READ

WE AD-MPX S_GNT S_STB S_ACK S_ADD S_READ								
AD_MPX S_G				0	0	0	0	
 CAS WE			. 1		0	0		
 RAS			0	0	0	0		
ACK							0	
DT_CNT	0	0	0	0	0	0	0	
	SI	25	83	S.4	S5	98	22	88

F 6.

PROCESSOR MAIN MEMORY WRITE

WE AD-MPX S-GNT S-STB S-ACK S-ADD S-READ						
S-ADD						
S_ACK						
S_STB						
S_GNT						
AD.MPX				0	0	
WE				0	0	0
CAS					0	0
RAS		i	0	0	0	0
ACK					0	
DT_CNT	0	0	0	0	0	
	SI	25	53	84	<b>S</b> 5	<b>S</b> 6

F16.12

PROCESSOR SYSTEM BUS DEVICE READ

	[			
WE AD_MPX S_GNT S_STB S_ACK S_ADD S_READ	I	I	I	
S_ADD	0	0		
S_ACK				_
S_STB		0		
S_GNT				-
AD_MPX				
WE				
CAS				
RAS				
ACK			0	
DT_CNT	0	0	0.	
	SI	52	53	\$4

F16.13

PROCESSOR SYSTEM BUS DEVICE WRITE

	DT_CNT	ACK	RAS	CAS	WE	AD_MPX	S_GNT	S_STB	S_ACK	S_ADD	AD_MPX S_GNT S_STB S_ACK S_ADD S_READ
SI	0									0	
\$2	0									0	
53	0							0		0	ب
54		0					-				


F1G. 14 DMA READ


EAD									
S.RE									
S_ADD									
S_ACK								0	
AD-MPX S_GNT S_STB S_ACK S_ADD S_READ				:					
S_GNT	0	0	0	0	0	0	0	0	
AD_MPX				0	0	0	0	0	
WE									
CAS					0	0	0	0	
RAS			0	0	0	0	0	0	
ACK									
DT_CNT	0	0	0	0	0	0	0	0	
	SI	25	53	S4	S5	98	22	58	68


FIG. 15 DMA WRITE


							A				
	DT_CNT ACK	ACK	RAS	CAS		AD_MPX	S_GNT	S_STB	S_ACK	S_ADD	WE AD_MPX S_GNT S_STB S_ACK S_ADD S_READ
18	0						0				
52	0						0				
23	0		0				0				
84	0		0		0	0	0				
<b>S</b> 5	0		0	0	0	0	0		0		
98			0	0	0						

FIG. 16









.!